Original Patent

Patentees: Alex Kalnitsky

Yih-Shung Lin

Patent No.: 5,986,330

Title: ENHANCED PLANARIZATION

TECHNIQUE FOR AN INTEGRATED CIRCUIT

Issued: November 16, 1999

Atty Dk No.: 93-C-023C3 Reissue Application

Applicants: Alex Kalnitsky

Yih-Shung Lin

Serial No.: 09/998,595

Title: ENHANCED PLANARIZATION

TECHNIQUE FOR AN INTEGRATED CIRCUIT

Filing Date: November 16, 2001

Atty Dk No.: 93-C-023RE (1678-42)

Certificate of Mailing

I hereby certify that this paper is being deposited with the United States Postal Service as First Class Mail and is addressed to Mail Stop After Final, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 28 m day of Spendow, 2006.

Olgriature

AMENDMENT UNDER RULE 312

DATE: September 28, 2006

TO THE COMMISSIONER FOR PATENTS:

Please amend the above-referenced patent application as follows:

Amendments to the Claims begins on page 3 of this paper.

Remarks/Arguments begin on page 9 of this paper.